Abstract. The paper presents the results of high-level synthesis (HLS) of multi-operand adders in
Introduction
Multi-operand addition can be implemented in the most direct way by using two-operand carry-propagate adder (CPA) trees. But this approach is generally ineffective due to large area and long delay. Much better results can be obtained using compressor trees. Usually multi-operand addition is realized in two phases where the number of addends is compressed to two using a compressor tree and next the CPA is applied. The two classical forms of compressors are Wallace [1] and Dadda [2] trees. These trees use 3-input 2-output counters being full adders (FA) as carry-save adders (CSA) or 2-input 2-output counters. Such approach became a standard in multipliers constructed by application specific integrated circuit (ASIC) designers. Early work on parallel compressors was also presented by Gajski [3] . In the more general approach ninput m-output generalized parallel counters (GPC) are utilized for synthesis of high-speed compression trees. Their number, form and internal connection allows to roughly determine the area, delay and power consumption. The GPC synthesis was already described by Dormido et. al. [4] . The design perspective has changed with the introduction of FPGAs with their architecture containing LUTs, fast carry chains and DSP blocks [5, 6, 7] . The realization of multi-operand addition based on the tree of two-input ripple-carry adders became more viable but with such an approach available LUTs would be used only marginally. The use of modern 6-input LUTs gives much wider possibilities of mapping GPCs onto LUTs. In the direct approach a simple compressor that compresses six bits to three can be built using three LUTs with the common inputs but in such a case fast carry logic is not utilized. The fundamental work on compression trees in FPGAs was done by Parandeh-Afshar et. al. [8] [9] [10] [11] [12] . Their works also contain the review of the state-of-the art of compression trees. For the design of GPCs they used LUTs and short carry chains with 2 to 3 FAs in series. Kumm and Zipf [13, 14] have examined initially GPCs from [15, 16] . They have also implemented GPCs from [8] but with improved mappings and have proposed new GPCs. In order to verify their results they synthesized for Xilinx Virtex 6 a compression tree with eight 10-bit inputs. It turned out that best efficiency was attained when 4:2 compressors and ternary adders were used. The ternary adder based solution required 49 LUTs and had a delay of 2.03ns whereas 4:2 compressor tree called for 65 LUTs with the delay of 1.52 ns. They compared their results with those obtained by using FloPoCo [16] . In this case in dependence upon design requirement they obtained one solution with 70 LUTs and the delay of 2.30ns and the other 145 LUTs with the delay of 1.08ns. Further work was done by Khurshid and Mir [17] which proposed a heuristic that mapped GPCs onto minimum possible LUTs number by using the dual output in Xilinx FPGAs. Their GPCs in certain cases had the delays smaller by 10-15% than these from [8, 13, 14] . Also an original approach was proposed by Matsunaga [18] [19] [20] , where mapping of GPCs was formulated as the integer linear programming (ILP) problem with speed and power as optimisation goals. This approach resulted in 28% reduction when compared to [9] . The reduction of GPC count leads to the reduction of compression tree stages thereby the delay and power consumption are reduced.
Principles of high level synthesis
The above syntheses can be performed using behavioral or structural descriptions with hardware description languages such as Verilog or VHDL. In general, the design of complex digital systems using these languages is laborious and difficult. In order to make the design process faster and more effective the design method has been introduced that makes uses of C/C++ languages [21, 22] . The digital system description in this case has the form of a program in C/C++. However, the program must have the form that could be translatable into the register transfer level (RTL) form. For this reason only a subset of type and grammar constructs are allowed. As the data types in C/C++, the primitive types as unsigned char, unsigned short int, unsigned int together with their signed counterparts, and real types float and double can be applied. The important feature of C/C++ version used in the HLS is the availability of arbitrary precision integer and floating-point types. Also the composite types as array, struct and also statically determinable pointers can be used. For C++ version classes and templates are acceptable.
This approach is termed the High Level Synthesis (HLS).
The digital system can be captured, simulated and synthesized to the HDL (Hardware Description Language) format and further to an FPGA implementation. The HLS takes the complete system description and series of directives that control the form of the implementation. The HLS has many advantages as compared to VHDL or Verilog. The principal advantage pertains to the shortening of the time needed for system description and elaboration of test-benches and faster testing. Other advantages result from the fact the elaborated system description has the form of a program. As such it can be modified in many ways in order to obtain the description that would give after the synthesis the FPGA subsystems with the needed properties. These properties pertain mainly to the occupied area, the latency or pipelining rate. We have only single source program and we can have multiple implementations by inserting compilation directives that control the form of the targeted implementation. From the program point of view it might denote the loop unrolling, loop pipelining (a new iteration starts before the previous iteration is complete), array partitioning or pipelining at the register level. Array partitioning allows for various memory distributions between RAMs and LUTs.
Basics of multi-operand addition
The basic case of multi-operand addition is three operand addition. Such adder is termed sometimes the ternary adder. There are two basic forms of such addition. The first can be based on the tree of two binary adders as shown in Fig. 1 . The delay when two independent adders are used eg. Brent-Kung [23] , is equal to
. In this case we obtain the sum as one binary vector. In case of the greater number of operands such solution seems to be ineffective because of its delay. Alternatively we can use the CSA structure as given in Fig. 2 . When summing more than three operands we can use the appropriate number of such structures in the tree form and postpone the final twooperand addition to the final stage. At the output we obtain
In this case the delay is equal to FA t . For construction of larger multi-operand adders the more effective can be fouroperand CSA tree adder shown in Fig.3 . This component allows to construct a regular structure. As an example we consider the use of this component for synthesis of 8-operand n-bit adder. Such structure is shown in Fig.4 . At the output of the 8-operand CSA tree we obtain two vectors
This form (Fig. 1-3) or Dadda trees can be used for multi-operand addition in ASICs. The implementation of such structure in FPGAs does not make use of its specific features when we directly map FAs onto LUTs. The more effective way is to use basic components in Configurable Logic Blocks (CLB) as LUTs and specialized fast carry chains included within FPGAs to accelerate carry generation. The communication between LUT slices is organized using the crossbar system that introduces certain delay. In order to shorten the delay the specific vertical carry propagation in columns of LUTs is used. This allows to avoid the FPGA general communication system by crossbars. The direct mapping of the structure from Fig. 2 would require the simulation of individual FAs using LUTs. That would be ineffective because the existing carry chains in the FPGA structure would not be exploited. Their utilization calls for the modification of the structure to the form given in Fig. 5 . In such a case instead of simulating directly the second layer of FAs, we can use the fast carry chain (Fig. 6-7) . 
HLS synthesis of 4-operand adders
The aim of the presented experiments was to check the influence of the form of the adder description in C/C++ code in the HLS environment on the resulting adder architecture and to estimate hardware amount and latency of fouroperand adders. Also the goal was to examine the structure of the circuit obtained as a result of the synthesis. These syntheses have been performed in order to get to know the form of the synthesized adders. It pertains before all to whether carry chains are used or other components. For this purpose two adder configurations have been implemented: one level 4:1 adder, two-level adder 4:2:1 adder. The HLS description of these adders is given in Fig.  8 . It was stated that if we exclude the use of DSP48 blocks only LUTs are used without fast carry chains.
The main task of the presented experiments is to compare the implementations of the CSA type multioperand adders obtained as the effect of the HLS synthesis and those based on the basic component being 4-operand adder that uses the fast carry-chain available in FPGA's. The CSA from Fig. 3 has been implemented algorithmically by generating the connection network as the loop in the HLS code of the circuit. The HLS C-Code of the 4:2 CSA has about 45 lines. The basic components used for Verilog and HLS synthesis were different. The block used for Verilog synthesis makes use of the fast carry chain within the basic four-operand adder. In case of HLS synthesis the direct mapping of this structure into the program code would make it necessary to simulate the carry chain at the software level. But it is known as it was stated that HLS synthesis does not make use of this carry chain in this case. Thus such approach would introduce hardware overhead due to the utilization of additional LUTs to simulate the carry chain.
The results of the HLS synthesis performed for target device 6vlx240tff1156 are given in Table 1 . It is worth to remark that before the HLS synthesis we have to assume the maximum acceptable delay as a imposed project datum that must be preserved in the design generated by the HLS synthesizer. It is seen that the latency in both cases is smaller than the assumed clock cycle equal to ns t clk 10  . 4:2 CSA requires the largest hardware amount and has the greatest latency. 4:1 adder calls for the smallest hardware amount and 2:2 adder has the smallest latency. This leads to the conclusion that probably in the case of four-operand adders the automatic HLS generation of adder structures may give better results than the algorithmic simulation of the CSA at the bit level. In the Table 2 and in Table 3 the synthesis results of 4-operand CSA type adder trees with wordlengths n=4, 8, 16 ,32 bits are shown. The ratio of the used LUTs in both cases falls off when the adder length increases. Thus the HLS synthesis may be more profitable for long adders. As mentioned above the process of the HLS synthesis requires the imposition of the maximum delay and this imposed value influences the synthesis process and resulting latency and the number of used components. As it can be seen from Table 4 for the greater number of operands and wordlengths of operands the results become convergent. However, there is difference in LUTs but the delay of the HLS synthesized adder is only two times greater. 
Conclusions
We have analysed the design of multi-operand adders in FPGAs using the HLS in Xilinx Vivado environment. The obtained results indicate that the circuit obtained as a result of the HLS synthesis requires more resources and is slower than its counterpart design using Verilog. It seems profitable to elaborate a basic component used in the construction in the multi-operand CSA type adders that utilizes the specific properties of the FPGA such as fast carry chain as an element of the basic component which would be used in ASIC solution. For example, for 8-operand 16-bit CSA type adder synthesized with HLS we obtained 787 LUTs and the delay 6.56ns for 8-operand 16-bit CSA type adder synthesized in Verilog we obtained 192 LUTs and 3.27ns. The numbers of LUTs cited here include various types of LUTs from 2-input to 6-input so when recalculated into equivalent 6-input LUTs their number would be remarkably smaller if we consider the equivalence of the memory sized used. The data given in literature does not usually differentiate LUTs with respect to their number of inputs. 
